Execution on GPUs

Suggest topics for remaining lectures on Ed! Final project gearup tomorrow, 8:30pm, CIT 265 + zoom *[source](https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#heterogeneous-programming)*

Review

SPMD model allows us to write one program and spawn it as many **threads**

SIMT processor (**Streaming Multiprocessor** on nVidia GPUs) allows us to execute a **warp** of threads in lockstep; processor schedules warps

Threads are grouped into **blocks** (+sometimes clusters within blocks); full workload is a **grid**

CUDA is an API for programming nVidia GPUs at the thread level

Note: this is not a graphics course, and not a GPU programming course We're studying the details of highly parallel architectures

A note about nVidia

They're not paying me (but given their stocks, they could afford it…)

Using their terminology/referring to their guide for convenience and because…

I respect H&P for defining their own, non-nVidia vocabulary, but at this point it's a losing battle

(We can certainly talk about whether this amount of dominance is an overall good for society/the market/the consumer, with the caveat that I'm not an economist and my takes are casual)

Total AIB share and units

[source](https://www.tomshardware.com/pc-components/gpus/gpu-sales-saw-32-year-over-year-increase-in-q4-amds-market-share-rises-to-19)

nVidia PTX ISA

- PTX = parallel thread execution
- *Full summary in P&H fig. B.4.3*
- Suffixes may define operand data type, memory space
- Arithmetic: add, sub, mul, etc
- Special function: sqrt, sin, cos, etc
- Logical: and, or, xor, etc
- Memory: ld, st, tex (texture lookup), atom
- Control: branch, call, ret, sync, exit

CSR multiplication in CUDA

```
- host
// set up matrix in CSR format here: ...
// 8 blocks, 256 threads per block to do multiplication
csrMult<<<8, 256>>>(2048, Rp, C, V, x, y);
// GPU side
\diamond device
void csrMult(int n, int* Rp, int* C, float* V, float* x, float* y) {
    int r = \text{blockIdx} \cdot x * \text{blockDim} \cdot x + \text{threadIdx} \cdot x;if (r < n) {
         int rBeg = Rp[r];
         int rSize = Rp[r + 1] - Rp[r];y[r] = multRow(rSize, C + rBeg, V + rBeg, x);\frac{3}{5}}
                                                              Instead of loop, use these 
                                                               provided variables as 
                                                             per-thread "coordinates"
                                                                 for data access
```
Kernel execution

Active threads

```
if (threadIdx.x < 4) {
     A;
     B;
} else \{X;
     Y;
}
\overline{z};
```


[image source](https://developer.nvidia.com/blog/inside-volta/) How to keep track of which threads are active? How to keep track of when to reconverge?

Time

Execution mask

Use single PC and keep track of which threads are using that PC

Execution mask & loops

```
float multRow(int rSize, int* Cr,
               float* Vr, float* x) {
    float sum = 0:
    for (int i = 0; i < rSize; i++) {
        sum += \forall r[i] \times x[Cr[i]];
    }
     return sum;
}
```


? ? ?

 Θ

Where might execution mask usage become complicated?

 $\widehat{\bullet}$

 \bullet

 \bullet \bullet \bullet ٠ ă. \Box

 \bigcirc

D

 \Box

戸

÷.

اللطالة

 \leq

Ĩ

Allows switching between execution paths …how?

÷,

nVidia Volta

? ? ?

 Θ

Downside of independent thread scheduling: space to store thread state, convergence optimizer hardware Upsides?

€

GPU memory: matrix multiply

(full code, including loading from CPU memory to device memory, in image source link)

```
int blockRow = blockIdx.y;
int blockCol = blockIdx.x;
int row = threadIdx.y;
int col = threadIdx.x;
```

```
...
// for-loop on m (number of tiles to load):
Matrix Asub = GetSubMatrix(A, blockRow, m);
Matrix Bsub = GetSubMatrix(B, m, blockCol);
__shared__ float As[BLOCK_SIZE][BLOCK_SIZE];
  shared float Bs[BLOCK SIZE][BLOCK SIZE];
As[row][col] = GetElement(Asub, row, col);
BS[row][col] = GetElement(Bsub, row, col);
```
Each thread does two loads/stores here Can hardware design make this more efficient?

Coalesced memory access

Coalescing unit detects if accesses from same warp are in adjacent addresses and performs single, wide access (reduces uses of DRAM line)

Works for both global memory and local memory!

Important for programmer to be mindful of memory indexing

Example: avoid having each thread do its own malloc ([source](https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#per-thread-block-allocation))

```
\blacksquare shared \blacksquare int\star data;
if (threadIdx.x == 0) {
     size_t size = blockDim.x * 64;
     data = (int*)malloc(size);
}
__syncthreads();
```
now adjacent threads can do adjacent accesses into data, eg data[threadIdx.x]!

Shared memory banks

Shared memory is banked (32 banks for 32 threads/warp; successive words in successive banks)

really fast as long as no bank conflicts (have to do an extra round of accesses for every conflict – can significantly slow down warp)

Which code is better for working with data of length $n = 2 \times 5$ locksize when $i = threadIdx.x$?

 $A[i \times 2] = A[i \times 2] + B[i \times 2]$ // 0, 2, 4, 6... 2n - 2 $A[i + 2 + 1] = A[i + 2 + 1] + B[i + 2 + 1]$ // 1, 3, 5, 7... 2n - 1

vs

 $A[i] = A[i] + B[i]$ // 0, 1, 2, 3, ... n - 1 $A[n + i] = A[n + i] + B[n + 1]$ // n, n + 1, n + 2, ... 2n - 1

What's wrong with our CSR mult?

```
void csrMult(int n, int* Rp, int* C, float* V, float* x, float* y) {
    int r = 5lockIdx.x * 5lockDim.x + threadIdx.x;
    if (r < n) {
        int r \text{Beg} = \text{Rp}[r];int rSize = Rp[r + 1] - Rp[r];float sum = 0for (int i = 0; i < rSize; i++) {
             sum += V[rBeg + i] * x[C[rBeg + i]],\zetay[r] = sum;}
\zeta
```
Solution: pad and transpose

Image source: Kirk, David B., and W. Hwu Wen-Mei. *Programming massively parallel processors: a hands-on approach*. Morgan kaufmann, 2016., figs 10.8 and 10.9 [Brown library access](https://learning.oreilly.com/library/view/programming-massively-parallel/9780128119877/)

Padding: allows for avoiding control flow divergence Transpose: allows for coalescing In general will run faster, despite extraneous multiplies by 0