## PARALLELISM IN ARCHITECTURE

#### (*real* architecture)

## Vitruvius

Roman architect Author of *De architectura, libri decem* Importance of geometric principles in architectural design



<u>image source</u>

### **Opus Quadratum**

Squared-off blocks are placed in parallel Alternating direction of placement improves strength Different designs can be created, for aesthetics



*image source* 

## **Contrast with parallelism in computer architecture**

Used to improve performance (not aesthetics/strength) We can't really "see" it but spend all of our time designing for it

Comes from an observation about applications (rather than geometric principles):

**Data-level parallelism** (DLP) means there are pieces of data that can be computed on at the same time

**Task-level parallelism** (TLP) means there are independent tasks that can execute at the same time

## Hardware support for parallelism

**Instruction-level**: running instructions at the same time – moderate exploitation of data-level parallelism

**Thread-level**: hardware support for switching between tasks

**Hardware approaches for DLP**: (such as vector machines and GPUs) apply single instruction to multiple pieces of data in parallel

**Request-level**: handling independent transactions (such as in servers, operating systems, databases)

## Flynn's taxonomy



## Instruction stream

Single

Multiple





#### What's the point of exploiting DLP? (In what applications might we be applying the same operation to different pieces of data?)



# What advantages might SIMD-style computing have?

## **Vector architectures**

Hail from the 60s, popular in the the supercomputers of the 70s (Cray)

Place data in *vector registers* for computation

Cray-1 (1976): 8 vector registers of 64 values each

Vector loads/stores can be pipelined: amortize latency



image source

## **Vector instructions (RISC-V V extension)**

Suffixes: .vv (vector-vector), .vx (vector-scalar), .vi (vector-immediate) Arithmetic/logical/shift: vadd, vsub, vrsub, etc Compare: vmseq, vmsne, vms{l,g}{t,e}[u] Max/min: vmin[u], vmax[u] Multiply-add (like dot product): vmacc, vnmsac, vmadd, vnmsub Merge (set based on mask): vmerge Reductions: vredsum, vredand, vredor, vredxor



### Non-vector example of vectorizable code

Y = aX + Y

```
# assume X is in s1, Y is in s2
li s0, a # s0 = a
addi t0, s1, 256 # t0 = X + (64 * 4) (end address)
loop:
1w t1, 0(s1) # t1 = x[i]
mul t1, t1, s0 # x[i] = x[i] * a
1w t2, 0(s2) # t2 = y[i]
add t2, t2, t1 # y[i] = x[i] * a + y[i]
addi s1, s1, 4 # i++
addi s2, s2, 4 # i++
bne s1, t0, loop
```

## **Compare to vectorized version**

li s0, a addi t0, s1, 256 loop: lw t1, 0(s1)mul t1, t1, s0 1w t2, 0(s2)add t2, t2, t1 addi s1, s1, 4 addi s2, s2, 4 bne s1, t0, loop

Y = aX + Y

li s0, a <u>vld v0,</u> s1 # v0 = X vld v1, s2 # v1 = Y vmul.vx v0, v0, s0 # X = a \* X vadd.vv v1, v0, v1 # Y = a \* X + Y vst v1, s2 What assumption are we OR JUST: making about our data li s0, a here? vld v0, s1 vld v1, s2 vst v1, s2

## How to handle a loop like this?



#### 17.4 Vector Length

The active vector length is held in the XLEN-bit WARL vector length CSR v1, which can only hold values between 0 and MVL inclusive. Any writes to the maximum configuration registers (vcmaxw or vcnpred) cause v1 to be initialized with MVL. Writes to vctype do not affect v1.

## **Strip mining**

## Compiler generating vectorized code when the # of loop iterations is unknown



## What purpose does vmerge serve?

```
for (int i = 0; i < 64; i++) {
   if (x[i] != 0) {
                                 What if we could tell the processor to
       y[i] = a * x[i];
                                   only do this operation for indices i
                                          where x[i] != 0?
       li s0, a
       vld v0, s1
       vld v1, s2
       vmsne v2, v0, 0 # v2[i] = x[i] != 0 ? 1 : 0
        vmul.vx v0, v0, s0 # x[i] = a * x[i]
       vmerge v1, v1, v0, v2 # y[i] = v2[i] ? x[i] : y[i]
       vst v1, s2
```

## **Big picture/themes in architecture**

Vector extensions are a really good example of the interplay between ISA, hardware, and compiler

- How should the ISA support efficient hardware design?
- What operations does the ISA need to provide in order to facilitate vectorized compilation?



# What else does the compiler need to do to detect and compile vectorizable code?



#### How many functional units does a uarch need to support vector instructions? How do those functional units behave?

A[9]	B[9]				
A[8]	B[8]				
A[7]	B[7]				
A[6]	B[6]				
A[5]	B[5]				
A[4]	B[4]				
A[3]	B[3]				
A[2]	B[2]				
A[1]	B[1]				
$\overline{}$					
C[0]					
(a)					
1-7					

## Simple approach: single pipelined FU

#### Upsides:

- Less hardware
- Smaller clock cycle
- One result/cycle
- Data within vector assumed independent: no hazards

H&P fig. 4.4

## More efficient approach: multiple FUs



Why not just have 64 unpipelined FUs?

### Lanes



#### H&P fig. 4.5

## **Measuring performance: convoys and chimes**

Convoy: set of vector instructions that can potentially execute together Chime: time it takes to execute a convoy

vld v0,	s1		
vmul.vx	v1.	v0.	±0
vld v2,	s2		
vadd.vv	v3.	v1.	v2
vst v3,	t1		

Approximation of runtime for this vector machine: 3 \* vlen What complicates this metric?

## **Complication of memory access**

How do we vectorize this code?