## HORRORS OF ILP: Spectre and dead µops



## Reading

Spectre

#### <u>Paper</u>

<u>Webpage</u>

I see dead uops

#### Paper

#### <u>Article</u>

Bonus: Meltdown

#### <u>Paper</u>

<u>Usenix page</u> (slides, presentation)



# ???

What performance metrics (beyond CPI) might become important in a speculative CPU?

### H&P fig. 3.42

40% 35% 30% Work wasted/total work 25% % of executed uops that were 20% not committed 15% 10% 5% Hunner Sieng Hunnochet allend Brief Gee Met or Astaroomt talanoomt Gobrit Ormelpp WIIC ARTO Deali Soplet way, Lom sprints  $\mathbf{U}$ 

# ???

What effects would OOO/speculative execution have on the memory system? (Hint: think protected access and/or caches)

## **000/speculative** attacks

Two key ideas:

- Instructions can be executed but not committed (**transient** instructions)
- Transient instructions leave footprints in the microarchitecture

By forcing an unsafe instruction to execute speculatively, we can observe what *would* have happened if it had been committed





#### Spectre

3

```
libFunc(x) {
    if (x < arraySize) {
        key = arr1[x];
        return arr2[key];
    }</pre>
```

 $\odot$ 

Can we learn a secret key' stored at some index j >= arraySize of arr1?

### Spectre setup

```
libFunc(x) {
    if (x < arraySize) {
        key = arr1[x];
        return arr2[key];
    }</pre>
```

}

```
1. Train the branch predictor
for (int i = 0 ; i < arraySize; i++) {
    libFunc(i);
}</pre>
```



### Spectre setup

```
libFunc(x) {
    if (x < arraySize) {
        key = arr1[x];
        return arr2[key];
    }
}</pre>
```

Train the branch predictor
 Prime the cache

- evict by walking addresses
- call library functions that access key' but not arraySize, arr2





### Spectre attack

```
libFunc(x) {
    if (x < arraySize) {
        key = arr1[x];
        return arr2[key];
    }</pre>
```

arraySize

arr2[key']

arr2

lacksquare

3

Shared \$

key'

#### libFunc(large x)

Speculate taken Takes a while to resolve due to uncached arraySize

executes speculatively; fast

executes speculatively; brings arr2[key'] into cache

The branch will be taken

#### Spectre measure

```
libFunc(x) {
    if (x < arraySize) {
        key = arr1[x];
        return arr2[key];
    }
}</pre>
```

access addresses that map to the same blocks as possible values of arr2[key'] time results if fast: can guess value of key'





# ???

How do we mitigate spectre?

## **Barrier instructions**

Instructions that provide serialization/stop speculation

Different mechanisms and restrictions

Some only serialize memory operations

x86: LFENCE, arm: ISB/DMB/DSB; RISCV: FENCE/FENCE.I

```
libFunc(x) {
    if (x < arraySize) {
        asm volatile("lfence");
        key = arr1[x];
        return arr2[key];
    }
}</pre>
```

Tradeoff between security and performance: we lose speed of speculation on in-bounds accesses Active research area on how to make this performant!

#### Turning on mitigation for Spectre variant 1 and Spectre variant 2

1. Kernel mitigation

Spectre variant 1

For the Spectre variant 1, vulnerable kernel code (as determined by code audit or scanning tools) is annotated on a case by case basis to use nospec accessor macros for bounds clipping [2] to avoid any usable disclosure gadgets. However, it may not cover all attack vectors for Spectre variant 1.

Copy-from-user code has an LFENCE barrier to prevent the access\_ok() check from being mis-speculated. The barrier is done by the barrier\_nospec() macro.

For the swapgs variant of Spectre variant 1, LFENCE barriers are added to interrupt, exception and NMI entry where needed. These barriers are done by the FENCE\_SWAPGS\_KERNEL\_ENTRY and FENCE\_SWAPGS\_USER\_ENTRY macros.



### Micro-op cache



Ren, Xida, et al. "I see dead µops Leaking secrets via intel/amd micro-op caches." 2021 ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA). IEEE, 2021.

> uop \$ is populated on fetch (prior to instructions executing)

Fig. 1: x86 micro-op cache and decode pipeline

lacksquare



## I see dead uops attack



<u>source</u>

#### Bonus: meltdown

 $\odot$ 





r/intel • 4 yr. ago Renton577

How bad is it to disable Specter and Meltdown protections in 2021 for the extra performance?

#### Disable Spectre/Meltdown protection for a 4% performance boost

...



**By ■ NotHereToPlayGames** September 9, 2023 in Windows 10

X Mehrdad X

Created on March 16, 2018

#### New win 10 version (1803) and Specter/Meltdown patch

Hi

Windows 10 version 1803 is include Specter/Meltdown patch ? this is important for me because i don't want install them, this patches will reduce my CPU performance.

lacksquare