# Multiple issue (superscalar)




#### **Tournament branch predictors**

Run local predictors and global predictor

Keep track of which one is doing better (using eg 2-bit predictor!) and use that one for each branch

H&P fig. 3.4



### $\mathbf{O}$

## ???

Even if we had perfect branch prediction, what would we need in order to make sure that speculative execution is fast?

#### Branch target buffers

Cache for computing branch or jump target address (new PC)

Potentially faster to fetch next instruction

Common in modern systems; unlike branch delay slots

Multiple ways to set this up (see <u>Agner document</u>)

Multiple levels

Different behavior for different types of branches/jumps

### $\mathbf{O}$

## ????

What is the theoretical best CPI for our OOO CPU (with or without speculation)?

#### Multiple-issue

Allows for multiple instructions to be issued at the same time Dynamically (by processor): superscalar

Multiple variations: in-order, OOO, OOO + speculative

Statically (by compiler): Very Long Instruction Word (VLIW), EPIC





# ???

Potentially how many instructions can we issue at once if we have the following FUs? With what caveats?

- 1 load
- 1 store
- 2 integer ALUs
- 1 FP add/sub
- 1 FP mul/div

#### Issuing two instrs at once

lw t0 8(s0)

add t2, t0, t1

- What do the reservation stations/ROB look like?
- What does the hardware need to check in a *single cycle*?

#### Superscalar steps

- 1. Make sure there is room in the ROB (if speculative) and a reservation station for every instruction that *might* be in the next issue bundle (if necessary, bundles can be broken)
- Analyze all dependences between instructions in bundle (done in hardware in one cycle HW grows quadratically in complexity w/ bundle size!)
- **3.** Update reservation stations info and ROB entries for all instructions in bundle and send them off to the FUs

#### ILP summary, so far

Deeper pipelining: RAW hazards, control hazards

000

000 w/ speculation

Multiple issue




#### Bonus: VLIW

Compiler packs instructions into one Very Long Instruction Word

Early VLIW: no dependences between instructions, units operate in lockstep

Pros:

Cons:




### Some real stuff

#### Intel Core i7 (H&P fig. 3.41)

Pre-decode?? Complex macro-op decoder?? Loop stream detect??

 $(\bullet)$ 



#### Macro-op fusion

<u>source</u>



#### Intel® Core<sup>™</sup> Microarchitecture – Front End


#### **Instruction Decode / Macro-Fusion Presented**


Read five Instructions from Instruction Queue

Send fusable pair to single decoder

Single uop represents two instructions

Example





[mem1], ecx

edx, [mem1]

Intel<sup>®</sup> Software College

Intel® Processor Micro-architecture – Core®

Cycle 1

mov

mov

cmpjae eax, [mem2], label




Copyright © 2006, Intel Corporation, All rights reserv

ogo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States or other countries. \*Other t

#### Firestorm (Apple M1)

Source (NOTE: reverse-engineered: might not be fully accurate)



1

 $\mathbf{igsim}$ 

#### Arm Cortex SW Optimization Guide

Why is this a guide that's specific to a uarch (as opposed to an ISA)?

Some interesting observations (link)

- Issue width/dispatch constraints (p62)
- Recommendations for loads/stores (p63)
- (non) renaming of special registers (p65)
- Macro-op fusion (p68)