
# Tomasulo's algorithm

# Tomasulo's algorithm intuition

Developed by Robert Tomasulo for IBM 360/91

Minimize RAW hazards by tracking data dependences and reordering Minimize WAR and WAW hazards by *register renaming* 

Limited to code within basic blocks (we'll come back to branching soon)




now the div might have enough time to write to t0 before add needs it!

#### Worksheets for today

<u>Link</u>



# The OOO CPU(sketch of H&P fig 3.6)



### Three stages of execution

Issue

If reservation station available, issue to station; tracking source/dest data

Source can be register (in which case, value is available) or reservation station (in which case, update res. station tags to wait for that result)

If dest is register, update register file tags to say data will come from this res. station

Execute

If operands available, execute instr; otherwise wait

Write

Once result is ready, send on CDB (update registers, reservation stations)

#### **Execute latencies for our examples**

Mul/div: 5 cycles

Load/store: 2 cycles (1 for addr, 1 for load/store)

ALU: 1 cycle





# Example 1

.

						2									
div t0, t	1, t2	Η	E	E	E	U	E	S							
add t3, t	0, t4		I	-	-	ĺ	١	-	Ð	S					
sw t3, 0(	s0)			I	E	2	I	-	-	١	E	W			
sub t4, t	5, t6				I	E	ω								
mul t3, t	5, t4					I	1	E	E	Ð	E	E	S		

f

Station	Busy	Ор	Vj	Vk	Qj	Qk	А
Load							
Store		SW	V,	V			Addr
ALU1		Add	$\checkmark$	$\checkmark$			
ALU2		sub					
Mul1		DIV					
Mul2		mul		$\checkmark$			

to CAN	t1	t2	t3 (mu)	t4 (506)	t5	t6	s0			
4			>	>						

 $\mathbf{igen}$ 



#### Example 2: unrolled loop

 $\mathbf{igodol}$ 

lw t0, 0(s0)	I	E	E	v											
mul t2, t0, 1	:1	H	I		E	E	E	E	E	2					
sw t2, 0(s0)			H	E	1	I	1	١	١	1	E	3			
addi s0, s0,	-8			I	E	S									
lw t0, 0(s0)					H	1	E	E	S						
mul t2, t0,	:1					I	I	1	1	E	E	E	E	E	W
sw t2, 0(s0)													I	E	1
addi s0, s0,	-8													I	E

Station	Busy	Ор	Vj	Vk	Qj	Qk		A
Load		LW		$\checkmark$				Addr Addr
Store	$\checkmark$	SW		V	mul2			Addr
ALU1	1	Addi	<b>V</b>	<ul> <li>Image: A start of the start of</li></ul>				¥
ALU2								
Mul1		Inw	V	V				
Mul2		mul	$\checkmark$	$\checkmark$				
t0 (100-	<b>y</b> )	t1	t2 (m.1)	t3	t4	t5	t6	s0
•	-							ALU1