### **000** execution with

# Tomasulo's

## algorithm



### Tomasulo's algorithm intuition

Developed by Robert Tomasulo for IBM 360/91

Minimize RAW hazards by tracking data dependences and reordering

Minimize WAR and WAW hazards by register renaming



### The OOO CPU(sketch of H&P fig 3.6)



#### Three stages of execution

Issue

If reservation station available, issue to station; tracking source data (available and copied over or waiting on other reservation station)

If dest is register, update register file tags to say data will come from this res. station

Execute

If operands available, execute instr; otherwise wait

Write

Once result is ready, send on CDB (update registers, reservation station sources waiting on result)

#### Worksheets for today

<u>Link</u>

#### Execute latencies for our examples:

Mul/div: 3 cycles

Load/store: 3 cycles (1 for addr, 2 for load/store)

ALU: 1 cycle





#### Example 1

			_										
div t0, t1, t2	I	Te	E	E	W		_						
add t3, t0, t4		I	-	-	4	E	3						
sw t3, 0(s0)			L	A	-	-	-	ビ	ビ				
sub t4, t5, t6				ピ	E	S							
mul t3, t5, t4					I	4	5	E	ē	W			







#### Example 2: unrolled loop

 $\odot$ 

.

lw t0, 0(s0)	I	A	C	E	3										
mul t2, t0, t1		Ч	1	I	I	L	U	ন	3						
sw t2, 0(s0)			H	A	1	1	1	I	I	Ŋ	E				
addi s0, s0, -8				Г	E	3									
lw t0, 0(s0)		10501 unt	ion unit	ilable	1	H	A	Ľ	U	3					
mul t2, t0, t1							H	١	I	١	ľ	L	ī	も	
sw t2, 0(s0)									1	-	-	I	A	-	٤
addi s0, s0, -8													T	E	w

