


Instruction-level parallelism












Figure 1: 2-Level Cache with Write Buffer

P. P. Chu and R. Gottipati, "Write buffer design for on-chip cache," Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors, Cambridge, MA, USA, 1994, pp. 311-316, doi: 10.1109/ICCD.1994.331913.



Hardware allows us to speed up execution time by performing operations in parallel



\mathbf{O}

???

What makes ILP challenging?

Basic blocks

```
for (int i = 0; i < 100; i++) {
                                   addi t0, x0, 0 // t0/i = 0
   A[i] = A[i] + B[i];
                                   addi t1, x0, 100 // t1 = 100
}
                                   loop: bge t0, t1, end
                                   slli t2, t0, 2 // t2 = t0/i * 4
                                   add t3, a0, t2 // t3 = A + t2
                                   add t4, a1, t2 // t4 = B + t2
                    Sequence of
                                   1w t2, 0(t4) // t2 = B[i]
                     instructions .
                                   1w t4, 0(t3) // t4 = A[i]
                        between
                                   add t4, t4, t2 // t4 = A[i] + B[i]
                 branches/jumps
                                   sw t4, O(t3) // A[i] = A[i] + B[i]
                                   addi t0, t0, 1 // t0/i++
                                   j loop
                                   end: nop
```

Where's the hazard?

slli t2, t0, 2
add t3, a0, t2
add t4, a1, t2
lw t2, 0(t4)
lw t4, 0(t3)
add t4, t4, t2
sw t4, 0(t3)
addi t0, t0, 1



Same result, lower CPI (1.44/1.35)

slli t2, t0, 2 slli t2, t0, 2 add t3, a0, t2 add t3, a0, t2 add t4, a1, t2 add t4, a1, t2 lw t2, 0(t4)1w t2, 0(t4)lw t4, 0(t3) lw t4, 0(t3) addi t0, t0, 1 add t4, t4, t2 add t4, t4, t2 sw t4, 0(t3) sw t4, 0(t3) addi t0, t0, 1-

slli t2, t0 2
add t3, a
add t4, a1,
lw t2, 0(t4)
lw t4, 0(t3)
sw t4, 0(t3)
add t4, t
addi t0, t, 1

We could have the compiler do this or We could have the CPU do this

Either way: how do we maintain correctness?

Data dependences (H&P 3.1.2.1)

instruction *j* is data dependent on instruction *i* when:

 instruction *i* produces a result that may be used by instruction *j*

or

2) Instruction *j* is data dependent on instruction *k*, and instruction *k* is data dependent on instruction *i* slli t2, t0, 2
add t3, a0, t2
add t4, a1, t2
lw t2, 0(t4)
lw t4, 0(t3)
add t4, t4, t2
sw t4, 0(t3)
addi t0, t0, 1

don't reorder these!!!

Name dependences (H&P 3.1.2.2)

Dependences where no flow of data exists between instructions *i* and *j*

Antidependence: instruction *j* writes a register or memory location that instruction *i* reads.

Output dependence:

instructions *i* and *j* write to the same register or memory location

slli t2, t0, 2
add t3, a0, t2
add t4, a1, t2
lw t2, 0(t4)
lw t4, 0(t3)
add t4, t4, t2
sw t4, 0(t3)
addi t0, t0, 1

also don't reorder these!!!

Data hazard classification

The pipelines we saw needed to stall on a RAW (read after write) hazard

lw t4, 0(t3)
add t4, t4, t2

Depending on the processor configuration, there may also be:

WAW (write after write) hazards: possible in pipelines that write in multiple stages

WAR (write after read) hazards: not an issue in modern *in-order* pipelines (reads happen before writes), but arise in *out-of-order* processors due to antidependences

Another example

div t0, t1, t2
add t3, t0, t4
sw t3, 0(s0)
sub t4, t5, t6
mul t3, t5, t4

In-order pipeline will stall to allow div instruction to finish

Can we do better? What are the dependences?





Dynamic scheduling (000 execution)

Allows executions to be rearranged at runtime (also called Out of Order, or OOO)

Advantages:

Pipeline-agnostic (code written/compiled for one uarch can work efficiently on OOO uarch)

Allows handling of dependences that can't be resolved by compiler

Allows code to execute during delay (e.g. cache miss, div, floating point)

Much more complex! But worth it in modern systems

Details of 000 execution

In-order issue

Potentially out-of-order completion

Between the time when an instruction is issued and when it completes, it is *in execution (in flight)*

Multiple instructions can be in flight at the same time, either due to multiple functional units (ALUs, FPUs, etc) or due to pipelining

(*we'll redraw this How? Split up ID stage picture later) Six-stage pipelined CPU (built in CS1952y!) Read ops addi x0 x0 0 addi x0 x0 0 addi x0 x0 0 addi x0 x0 0 11: 0.00 \$[●[=] stage Mult/Div ID/RR ID/Ex Ex/Mem Mem/V IF/ID rd_id rd_id rd_id decode rd id reg_file req_wi instr_mem pc_req rd1 Fwd1Sel data in rs1 wr addr rsz Mem wr_en instr opcode reg1 instr ALU alu res funct3 r1_addr rs2_id addr reg2 funct7 ALUC Instructions imm rs1_ic ALU imm Ishif wr_en fetched into pc imm imm mem_re When no register (as c4 hazard: hm Dependences b pc pictured) or рс ALU between issued read ops, queue continue instrs detected pc4 reg_wi rd_sel FPU j_wr sel here! rd_sel mem o m-op mem wi inv_zero branch inv_zero branch Fwd2 branch hv_zero jump iump \sim

Early 000: scoreboarding

Fascinating history of CDC 6600

Keep track of dependences between in-flight instructions and fetched instructions using dependency matrices

Issue a fetched instruction only when no dependences arise

But this is really restrictive: we can do better



By Jitze Couperus - Flickr. Supercomputer - The Beginnings, CC BY 2.0, <u>link</u>

Tomasulo's algorithm intuition

Developed by Robert Tomasulo for IBM 360/91

Minimize RAW hazards by tracking data dependences and reordering

Minimize WAR and WAW hazards by register renaming

