


TLBs





How long does a memory access take on a system with virtual memory vs. one without?



(Translation Lookaside Buffer)

TLBs: a cache for the page table


For those counting: we have

- L1 I-cache
- L1 D-cache
- L2 cache
- L3 cache
- Main memory acting as a cache for disk
- TLBs (**multiple**) acting as a cache for page tables (translation of virtual to physical addresses)
- ??? probably other caches in the future




Intel i7

Source
(Bryant & O'Hallaron)



TLBs: does this clear it up?





For an instruction like `lw 10 0(sp)`, which do we do first?

- Check L1 cache
- Check main memory
 - Check TLB
- Check page table

Cache addressing

PIPT (physical address) caches come at page translation cost (*maybe OK now that we have TLBs??*)

VIVT (virtual address) caches cause aliasing issues

Homonyms: two different processes using the same virtual address
(solution: match address signifier – ASID – along with tag)

Synonyms: two virtual addresses mapping to same physical address
(solution: hardware detection)

Not used very much these days

What's with the weird acronyms??

Interaction of TLB and cache (PIPT)

P&H fig. 5.33

| TLB | Page table | Cache | Possible? If so, under what circumstance? |
|------|------------|-------|---|
| Hit | Hit | Miss | Possible, although the page table is never really checked if TLB hits. |
| Miss | Hit | Hit | TLB misses, but entry found in page table; after retry, data is found in cache. |
| Miss | Hit | Miss | TLB misses, but entry found in page table; after retry, data misses in cache. |
| Miss | Miss | Miss | TLB misses and is followed by a page fault; after retry, data must miss in cache. |
| Hit | Miss | Miss | Impossible: cannot have a translation in TLB if page is not present in memory. |
| Hit | Miss | Hit | Impossible: cannot have a translation in TLB if page is not present in memory. |
| Miss | Miss | Hit | Impossible: data cannot be allowed in cache if the page is not in memory. |

VIPT caches

Virtually indexed, Physically tagged

Choose \$ topology so index bits of address are within page offset
(fully available from virtual address)



Don't need to know physical address to find cache index, just to do tag comparison and can do **parallel lookup** of tag (in TLB) and index (in \$)!!

Can also use fancy OS math (page coloring) if index bits are mixed virtual/physical

